

# The University of Texas at Arlington


## Lecture 4 Branching



## CSE 3442/5442 Embedded Systems I

Based heavily on slides by Dr. Gergely Záruba and Dr. Roger Walker

# Program ROM








# DECFSZ Instruction

**DECFSZ fileReg, d** ; Decrement fileReg and Skip next instruction if new value is 0  
 ; if d==0 or d==w put new decremented value in WREG  
 ; if d==1 or d==f put ..... in fileReg

The contents of register 'f' are decremented. If 'd' is 0, the result is placed in W. If 'd' is 1, the result is placed back in register 'f' (default). If the result is 0, the next instruction, which is already fetched, is discarded, and a NOP is executed instead, making it a two-cycle instruction. If 'a' is 0, the Access Bank will be selected, overriding the BSR value. If 'a' = 1, then the bank will be selected as per the BSR value (default).

DECFSZ	Decrement f, skip if 0				
Syntax:	[ label ] DECFSZ f [,d [,a]]				
Operands:	$0 \leq f \leq 255$ $d \in [0,1]$ $a \in [0,1]$				
Operation:	(f) - 1 → dest, skip if result = 0				
Status Affected:	None				
Encoding:	<table border="1"> <tr> <td>0010</td> <td>11da</td> <td>ffff</td> <td>ffff</td> </tr> </table>	0010	11da	ffff	ffff
0010	11da	ffff	ffff		

# DECFSZ Instruction



In executing this instruction, the specified fileReg is decremented, and if contents zero skips next instruction



# DECFSZ Instruction

- Adds 3 to WREG 10 times

```
COUNT EQU      0x25
                MOVLW  D'10'      ;10 → WREG
                MOVWF  COUNT      ;10 (W) → COUNT (0x25)
                MOVLW  0          ;0 → WREG
AGAIN  ADDLW    3
                DECFSZ COUNT,F
                GOTO   AGAIN
                ....
```




# Adds 3 to WREG 10 times

```
COUNT EQU 0x25

        MOVLW D'10'
        MOVWF COUNT
        MOVLW 0
AGAIN    ADDLW 3
        DECFSZ COUNT, F
        GOTO AGAIN
```

(Program ROM)







# Adds 3 to WREG 10 times

```
COUNT EQU 0x25  
  
    MOVLW D'10'  
    MOVWF COUNT  
    MOVLW 0  
AGAIN ADDLW 3  
    DECFSZ COUNT, F  
    GOTO AGAIN
```

(Program ROM)

0x000  
...  
"COUNT" 0x025  
...








# Adds 3 to WREG 10 times

```
COUNT EQU 0x25

MOVLW D'10'
MOVWF COUNT
MOVLW 0
AGAIN ADDLW 3
DECFSZ COUNT, F
GOTO AGAIN
```

(Program ROM)



0x000  
...  
"COUNT" 0x025  
...

0xFFF




# Adds 3 to WREG 10 times


```
COUNT EQU 0x25

        MOVLW D'10'
        MOVWF COUNT ←
        MOVLW 0
AGAIN    ADDLW 3
        DECFSZ COUNT, F
        GOTO AGAIN
```

(Program ROM)



0x000  
...  
"COUNT" 0x025  
...



10




# Adds 3 to WREG 10 times

```
COUNT EQU 0x25

    MOVLW D'10'
    MOVWF COUNT
    MOVLW 0 ←
AGAIN ADDLW 3
    DECFSZ COUNT, F
    GOTO AGAIN
```

(Program ROM)






# Adds 3 to WREG 10 times

```
COUNT EQU 0x25  
  
    MOVLW D'10'  
    MOVWF COUNT  
    MOVLW 0  
AGAIN ADDLW 3  
    DECFSZ COUNT, F  
    GOTO AGAIN
```

(Program ROM)







# Adds 3 to WREG 10 times

```
COUNT EQU 0x25



        MOVLW D'10'
        MOVWF COUNT
        MOVLW 0
AGAIN    ADDLW 3
        DECFSZ COUNT, F
        GOTO AGAIN
```

(Program ROM)



F - 1 → F  
10 - 1 → COUNT  
9 != 0, No Skip

0x000  
...  
"COUNT" 0x025  
...






# Adds 3 to WREG 10 times

```
COUNT EQU 0x25

        MOVLW D'10'
        MOVWF COUNT
        MOVLW 0
AGAIN    ADDLW 3
        DECFSZ COUNT, F
        GOTO AGAIN
```

(Program ROM)







# Adds 3 to WREG 10 times

```
COUNT EQU 0x25  
  
    MOVLW D'10'  
    MOVWF COUNT  
    MOVLW 0  
AGAIN ADDLW 3  
    DECFSZ COUNT, F  
    GOTO AGAIN
```

(Program ROM)

0x000  
...  
"COUNT" 0x025  
...  
0xFFF





# Adds 3 to WREG 10 times

```
COUNT EQU 0x25



        MOVLW D'10'
        MOVWF COUNT

        MOVLW 0
AGAIN    ADDLW 3
        DECFSZ COUNT, F
        GOTO AGAIN
```

(Program ROM)

F - 1 → F  
9 - 1 → COUNT  
8 != 0, No Skip

0x000  
...  
"COUNT" 0x025  
...








# Adds 3 to WREG 10 times cont...

```
COUNT EQU 0x25  
  
    MOVLW D'10'  
    MOVWF COUNT  
    MOVLW 0  
AGAIN ADDLW 3  
    DECFSZ COUNT, F  
    GOTO AGAIN
```

(Program ROM)





# Adds 3 to WREG 10 times cont...

```
COUNT EQU 0x25  
  
    MOVLW D'10'  
    MOVWF COUNT  
    MOVLW 0  
AGAIN ADDLW 3  
    DECFSZ COUNT, F  
    GOTO AGAIN
```

(Program ROM)

0x000



...

“COUNT” 0x025

...

F - 1 → F  
1 - 1 → COUNT  
0 == 0, Skip

0xFFFF






# Adds 3 to WREG 10 times cont...

```
COUNT EQU 0x25  
  
    MOVLW D'10'  
    MOVWF COUNT  
    MOVLW 0  
AGAIN ADDLW 3  
    DECFSZ COUNT, F  
    GOTO AGAIN ...
```

(Program ROM)


Skip the very next instruction



WREG

30

CPU



0x000

...

"COUNT" 0x025

...


0xFFF

RAM



# Another way: Branch Non-Zero

## BNZ n



- Adds 3 to WREG 10 times

```
COUNT EQU 0x25
MOVLW D'10'
MOVWF COUNT
MOVLW 0
AGAIN ADDLW 3
DECF COUNT, F
BNZ AGAIN
```



# DECFSZ vs. BNZ

Adds 3 to WREG 10 times

```
COUNT EQU 0x25  
  
    MOVLW D'10'  
    MOVWF COUNT  
    MOVLW 0  
AGAIN ADDLW 3  
      DECFSZ COUNT,F  
      GOTO AGAIN  
  
    ....
```

```
COUNT EQU 0x25  
  
    MOVLW D'10'  
    MOVWF COUNT  
    MOVLW 0  
AGAIN ADDLW 3  
      DECF COUNT,F  
      BNZ AGAIN  
  
    ....
```

“All inclusive” instruction

vs.

using the status register



# Nested Loops

## “Loops inside Loops”

- Repeat an action more than 255 times
- Branching is done based on the status register which reflects the last instruction
- **Textbook Ex: pdf pg 118**
- Do something 700 times  
`for( i → 700) {action} // but 700 > 255 so...`

```
for( i → 70 )  
  for( j → 10 )  
    {action}
```



# Other Conditional Branch Instructions


<b>BC</b>	<b>(C=1)</b>
<b>BNC</b>	
<b>BZ</b>	<b>(Z=1)</b>
<b>BNZ</b>	
<b>BN</b>	<b>(N=1)</b>
<b>BNN</b>	
<b>BOV</b>	<b>(OV=1)</b>
<b>BNOV</b>	

<b>BC</b>	<b>Branch if Carry</b>				
Syntax:	<u>[ label ] BC n</u>				
Operands:	$-128 \leq n \leq 127$				
Operation:	if carry bit is '1' $(PC) + 2 + 2n \rightarrow PC$				
Status Affected:	None				
Encoding:	<table border="1"> <tr> <td>1110</td> <td>0010</td> <td>nnnn</td> <td>nnnn</td> </tr> </table>	1110	0010	nnnn	nnnn
1110	0010	nnnn	nnnn		
Description:	<p>If the Carry bit is '1', then the program will branch.</p> <p>The 2's complement number '2n' is added to the PC. Since the PC will have incremented to fetch the next instruction, the new address will be <math>PC+2+2n</math>. This instruction is then a two-cycle instruction.</p>				
Words:	1				
Cycles:	1(2)				

**Note: (All conditional branches are 2 bytes thus represent short jumps, within ~ +/-128 bits to PC)**



# Jumping Range in Program ROM for Conditional Branches








# BRA (Branch Unconditionally) Instruction Address Range

## BRA n




$$-1024 \leq n \leq 1023$$




# GOTO Instruction

## GOTO k

4 Byte Instruction



# Stack






# Stack


- Subroutines require stacks
- **CALL** and **RCALL** instructions can create subroutines (RETURN)
  - They are jumps but put the current PC onto the stack
- **Program Counter** needs to be stored so microcontroller knows where to return
- Stack thus has 21-bit words
  - Needs to be longer than one unit as there may be nested subroutines
  - Stack is separate RAM close to the CPU
- Separate 5-bit register (SP) for keeping track of stack (relative address)
  - SP is incremented from 0!
- User has to “stack” (store) other registers.

# PIC Stack 31 × 21



# CALL Instruction

## CALL k





# CALL Instruction

CALL	Subroutine Call	Description:
Syntax:	[ <i>label</i> ] CALL k [,s]	Subroutine call of entire 2 Mbyte memory range. First, return address (PC+ 4) is pushed onto the return stack. If 's' = 1, the W, STATUS and BSR registers are also pushed into their respective shadow registers, WS, STATUSS and BSRS. If 's' = 0, no update occurs (default). Then, the 20-bit value 'k' is loaded into PC<20:1>. CALL is a two-cycle instruction.
Operands:	0 ≤ k ≤ 1048575 s ∈ [0,1]	
Operation:	(PC) + 4 → TOS, k → PC<20:1>, if s = 1 (W) → WS, (STATUS) → STATUSS, (BSR) → BSRS	
Status Affected:	None	

Example:                      HERE                      CALL    THERE, 1

Before Instruction

PC            =    address (HERE)

After Instruction

PC            =    address (THERE)  
TOS           =    address (HERE + 4)  
WS            =    W  
BSRS         =    BSR  
STATUSS=    STATUS



# Assembly Main Program That Calls Subroutine (MPLAB ex.)

## Solution:


```
MYREG EQU    0x08                ;use location 08 as counter
                                ;
                                ORG    0
BACK          MOVLW    0x55        ;load WREG with 55H
              MOVWF   PORTB       ;send 55H to port B
              CALL    DELAY       ;time delay
              MOVLW   0xAA        ;load WREG with AA (in hex)
              MOVWF   PORTB       ;send AAH to port B
              → CALL    DELAY
              GOTO    BACK        ;keep doing this indefinitely
;----- this is the delay subroutine
DELAY        ORG      300H        ;put time delay at address 300H
              MOVLW   0xFF        ;WREG = 255,the counter
              MOVWF   MYREG
AGAIN        NOP                 ;no operation wastes clock cycles
              NOP
              DECF    MYREG, F
              BNZ     AGAIN       ;repeat until MYREG becomes 0
              RETURN            ;return to caller
              END                ;end of asm file
```





# Simple Pipeline vs. Non-pipeline

**Most instructions take one or two cycles to execute**






# Branch Instructions can take more cycles to execute

TABLE 20-2: PIC18FXXX INSTRUCTION SET


Mnemonic, Operands	Description	Cycles	16-Bit Instruction Word				Status Affected	Notes	
			MSb		LSb				
<b>BYTE-ORIENTED FILE REGISTER OPERATIONS</b>									
ADDWF	f, d, a	Add WREG and f	1	0010	01da0	ffff	ffff	C, DC, Z, OV, N	1, 2
ADDWFC	f, d, a	Add WREG and Carry bit to f	1	0010	0da	ffff	ffff	C, DC, Z, OV, N	1, 2
ANDWF	f, d, a	AND WREG with f	1	0001	01da	ffff	ffff	Z, N	1, 2
CLRF	f, a	Clear f	1	0110	101a	ffff	ffff	Z	2
COMF	f, d, a	Complement f	1	0001	11da	ffff	ffff	Z, N	1, 2
CPFSEQ	f, a	Compare f with WREG, skip =	1 (2 or 3)	0110	001a	ffff	ffff	None	4
CPFSGT	f, a	Compare f with WREG, skip >	1 (2 or 3)	0110	010a	ffff	ffff	None	4
CPFSLT	f, a	Compare f with WREG, skip <	1 (2 or 3)	0110	000a	ffff	ffff	None	1, 2
DECf	f, d, a	Decrement f	1	0000	01da	ffff	ffff	C, DC, Z, OV, N	1, 2, 3, 4
BN	n	Branch if Negative	1 (2)	1110	0110	nnnn	nnnn	None	
BNC	n	Branch if Not Carry	1 (2)	1110	0011	nnnn	nnnn	None	
BNN	n	Branch if Not Negative	1 (2)	1110	0111	nnnn	nnnn	None	
BNOV	n	Branch if Not Overflow	1 (2)	1110	0101	nnnn	nnnn	None	



# Branch Instructions can take more cycles to execute





**AGAIN**



```
MOVLW D'10'  
MOVWF COUNT  
MOVLW 0  
ADDLW 3  
DECF COUNT, F  
BNZ AGAIN  
MOVWF PORTB
```

# What is in an Instruction Cycle



**Each micro operation takes one clock cycle, thus instruction rate is a quarter of the clock rate.**



# Questions?

- Textbook Ch. 3-1, 3-2 for Branching examples and more details
- Start reading Chapter 4
  - PIC I/O