## The University of Texas at Arlington

## Lecture 4 Branching



CSE@UTA
CSE 3442/5442
Embedded Systems I
Based heavily on slides by Dr. Gergely Záruba and Dr. Roger Walker

## Program ROM



## PIC18 Program ROM Space Review from Last Lecture



1FFFFFh $\qquad$

## DECFSZ Instruction

DECFSZ fileReg, d ; Decrement fileReg and Skip next instruction if new value is 0 ; if $d==0$ or $d==w$ put new decremented value in WREG ; if $d==1$ or $d==f$ put $\qquad$ in fileReg

The contents of register ' $f$ ' are decremented. If 'd' is 0 , the result is placed in W. If 'd' is 1 , the result is placed back in register ' f ' (default). If the result is 0 , the next instruction, which is already fetched, is discarded, and a NOP is executed instead, making it a two-cycle instruction. If 'a' is 0, the Access Bank will be selected, overriding the BSR value. If 'a' = 1, then the bank will be selected as per the BSR value (default).

## DECFSZ Instruction



In executing this instruction, the specified fileReg is decremented, and if contents zero skips next instruction

## DECFSZ Instruction

- Adds 3 to WREG 10 times

| COUNT | EQU | $0 \times 25$ |  |
| :--- | :--- | :--- | :--- |
|  | MOVLW | D'10' | $; 10 \rightarrow$ WREG |
|  | MOVWF | COUNT | $; 10($ W $) \rightarrow$ COUNT (0x25) |
|  | MOVLW | 0 | $; 0 \rightarrow$ WREG |
| AGAIN | ADDLW | 3 |  |
|  | DECFSZ | COUNT,F |  |
|  | GOTO | AGAIN |  |
|  | $\ldots$ |  |  |
|  |  |  |  |

## Adds 3 to WREG 10 times



## Adds 3 to WREG 10 times



## Adds 3 to WREG 10 times



## Adds 3 to WREG 10 times



## Adds 3 to WREG 10 times



## Adds 3 to WREG 10 times



## Adds 3 to WREG 10 times



## Adds 3 to WREG 10 times



## Adds 3 to WREG 10 times



## Adds 3 to WREG 10 times



CSE@UTA

## Adds 3 to WREG 10 times cont...



CSE@UTA

## Adds 3 to WREG 10 times cont...



CSE@UTA

## Adds 3 to WREG 10 times cont...



## A CSE@UTA <br> Another way: Branch Non-Zero BNZ n

INSTRUCTIONS
MOVLN D'10'

MOVNF COUNT

MOVLN 0

AGAIN ADDLW 3

DECF COUNT, F

BNZ AGAIN

- Adds 3 to WREG 10 times

COUNT EQU 0x25 MOVLW D'10' MOVWF COUNT MOVLW 0<br>AGAIN ADDLW 3<br>DECF COUNT,F<br>BNZ AGAIN

## DECFSZ vs. BNZ

Adds 3 to WREG 10 times

| COUNT | EQU | $0 \times 25$ |
| :--- | :--- | :--- |
|  |  |  |
|  | MOVLW | D'10' |
|  | MOVWF | COUNT |
|  | MOVLW | 0 |
| AGAIN | ADDLW | 3 |
|  | DECFSZ | COUNT,F |
|  | GOTO | AGAIN |
|  | $\ldots .$. |  |


| COUNT | EQU | $0 \times 25$ |
| :--- | :--- | :--- |
|  |  |  |
|  | MOVLW | D'10' |
|  | MOVWF | COUNT |
|  | MOVLW | 0 |
| AGAIN | ADDLW | 3 |
|  | DECF | COUNT,F |
|  | BNZ | AGAIN |
|  |  | $\ldots$ |

"All inclusive" instruction vs. using the status register Nested Loops
"Loops inside Loops"

- Repeat an action more than 255 times
- Branching is done based on the status register which reflects the last instruction
- Textbook Ex: pdf pg 118
- Do something 700 times for( $\mathrm{i} \rightarrow \mathbf{7 0 0}$ ) \{action\} // but $700>255$ so...
for( $\mathrm{i} \rightarrow 70$ )
for( $\mathrm{j} \rightarrow 10$ )
\{action\}


## Other Conditional Branch Instructions

BC
BNC
BZ
BNZ
BN
BNN
BOV
BNOV
(C=1)
(Z=1)
( $\mathrm{N}=1$ )
(OV=1)


Note: (All conditional branches are 2 bytes thus represent short jumps, within $\sim+/-128$ bits to PC)

## Jumping Range in Program ROM for Conditional Branches



## BRA (Branch Unconditionally) Instruction Address Range

## BRA n

| 1110 | Onnn | nnnn | nnnn |
| :--- | :--- | :--- | :--- |

$\begin{array}{r}\text { Program } \\ \text { Counter } \\ \text { Range }\end{array} \longrightarrow-1024$

## GOTO Instruction

## GOTO k <br> 4 Byte Instruction



## Stack



## Stack

- Subroutines require stacks
- CALL and RCALL instructions can create subroutines (RETURN)
- They are jumps but put the current PC onto the stack
- Program Counter needs to be stored so microcontroller knows where to return
- Stack thus has 21-bit words
- Needs to be longer than one unit as there may be nested subroutines
- Stack is separate RAM close to the CPU
- Separate 5-bit register (SP) for keeping track of stack (relative address)
- SP is incremented from 0!
- User has to "stack" (store) other registers.


## PIC Stack $31 \times 21$



## CALL Instruction

## CALL k



## CALL Instruction

| CALL | Subroutine Call | Description: | Subroutine call of entire 2 Mbyte |
| :---: | :---: | :---: | :---: |
| Syntax: | [label] CALL k [,s] |  | address $(P C+4)$ is pushed onto the |
| Operands: | $\begin{aligned} & 0 \leq k \leq 1048575 \\ & s \in[0,1] \end{aligned}$ |  | return stack. If ' $s$ ' $=1$, the W , STATUS and BSR registers are |
| Operation: | $\begin{aligned} & (\mathrm{PC})+4 \rightarrow \text { TOS, } \\ & k \rightarrow P C<20: 1> \\ & \text { if } s=1 \\ & (W) \rightarrow W S, \\ & \text { (STATUS) } \rightarrow \text { STATUSS, } \\ & (B S R) \rightarrow \text { BSRS } \end{aligned}$ |  | also pushed into their respective shadow registers, WS, STATUSS and BSRS. If ' $s$ ' $=0$, no update occurs (default). Then, the 20 -bit value ' k ' is loaded into $\mathrm{PC}<20: 1>$. |
| Status Affected: | None |  | CALL is a two-cycle instruction. |

Example: HERE CALL THERE, 1
Before Instruction
$\mathrm{PC}=$ address (HERE)
After Instruction
$\mathrm{PC}=$ address (THERE)
TOS = address (HERE + 4)
$\mathrm{WS}=\mathrm{W}$
BSRS $=$ BSR
STATUSS= STATUS

| Solution: |  |  |  |
| :---: | :---: | :---: | :---: |
| BACK | ORG | 0 |  |
|  | MOVLW | 0x55 | ; load WREG with 55H |
|  | MOVWF | PORTB | ; send 55 H to port B |
|  | CALL | DEIAY | ;time delay |
|  | MOVLW | OXAA | ; load WREG with AA (in hex) |
|  | MOVWF | PORTB | ; send $A A H$ to port $B$ |
|  | $\rightarrow$ CALL | DELAY |  |
|  | GOTO | BACK | ; keep doing this indefinitely |
|  | this is | the delay | subroutine |
| DELAY | ORG | 300 H | ;put time delay at address 300 H |
|  | MOVLW | 0xFF | ;WREG $=255$, the counter |
|  | MOVWF | MYREG |  |
| AGAIN | NOP |  | ; no operation wastes clock cycles |
|  | NOP |  |  |
|  | DECF | MYREG, F |  |
|  | BNZ | AGAIN | ; repeat until MYREG becomes 0 |
|  | RETURN |  | ireturn to caller |
|  | END |  | ; end of asm file |

## Simple Pipeline vs. Non-pipeline

Most instructions take one or two cycles to execute


TABLE 20-2: PIC18FXXX INSTRUCTION SET

| Mnemonic, Operands |  | Description | Cycles | 16-Bit Instruction Word |  |  |  | Status <br> Affected | Notes |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MSb |  | LSb |  |  |
| BYTE-ORIENTED FILE REGISTER OPERATIONS |  |  |  |  |  |  |  |  |  |
| ADDWF | $\mathrm{f}, \mathrm{d}, \mathrm{a}$ |  | Add WREG and f | 1 | 0010 | 01da0 | ffff | ffff | C, DC, Z, OV, N | 1, 2 |
| ADDWFC | $\mathrm{f}, \mathrm{d}, \mathrm{a}$ | Add WREG and Carry bit to f | 1 | 0010 | 0da | ffff | ffff | C, DC, Z, OV, N | 1, 2 |
| ANDWF | f, d, a | AND WREG with f | 1 | 0001 | 01da | ffff | ffff | Z, N | 1,2 |
| CLRF | f, a | Clear f | 1 | 0110 | 101a | ffff | ffff | Z | 2 |
| COMF | f, d, a | Complement f | 1 | 0001 | 11da | ffff | ffff | Z, N | 1, 2 |
| CPFSEQ | f, a | Compare f with WREG, skip = | 1 (2 or 3) | 0110 | 001a | ffff | ffff | None | 4 |
| CPFSGT | f, a | Compare f with WREG, skip > | 1 (2 or 3) | 0110 | 010a | ffff | ffff | None | 4 |
| CPFSLT | f, a | Compare f with WREG, skip < | 1 (2 or 3) | 0110 | 000a | ffff | ffff | None | 1, 2 |
| DECF | f, d, a | Decrement $f$ | 1 | 0000 | 01da | ffff | ffff | C, DC, Z, OV, N | 1, 2, 3, 4 |
| BN | n | Branch if Negative | 1 (2) | 1110 | 0110 | nnnn | nnnn | None |  |
| BNC | n | Branch if Not Carry | 1 (2) | 1110 | 0011 | nnnn | nnnn | None |  |
| BNN | n | Branch if Not Negative | 1 (2) | 1110 | 0111 | nnnn | nnnn | None |  |
| BNOV | n | Branch if Not Overflow | 1 (2) | 1110 | 0101 | nnnn | nnnn | None |  |

## Branch Instructions can take more cycles to execute



MOVLW D'10'<br>MOVWF COUNT<br>MOVLW 0<br>AGAIN ADDLW 3<br>DECF COUNT, F<br>BNZ AGAIN<br>MOVWF PORTB

## What is in an Instruction Cycle

| Q1 | Q2 | Q3 | Q4 |
| :---: | :---: | :---: | :---: |
| DECODE | READ | PROCESS | WRITE TO |



Each micro operation takes one clock cycle, thus instruction rate is a quarter of the clock rate.

## Questions?

CSE@UTA

- Textbook Ch. 3-1, 3-2 for Branching examples and more details
- Start reading Chapter 4
- PIC I/O

