The University of Texas at Arlington

Lecture 9 ADC: Analog-to-Digital Conversion





CSE 3442/5442 Embedded Systems 1

Based heavily on slides by Dr. Gergely Záruba and Dr. Roger Walker



- Digital computers use binary discrete values
 0s and 1s, ON OFF, Logic HIGH LOW, etc.
- In the physical world most everything is continuous (analog)
 - voltage, current, temperature, pressure, acceleration, location, etc.
- Need to convert these physical quantities into electrical quantities



ADC Analog-to-Digital Conversion

Converts analog data to digital data
Analog Signal → Digital Value (number)
Continuous → Discrete





Sensors and Transducers

- Transducer often used interchangeably with Sensor
- Transducers convert a <u>physical quantity</u> to an <u>electrical signal</u> (voltage, current)
 - Temperature
 - Velocity
 - Pressure
 - Light



- Many sensors output analog (only) signals where output is proportional to some kind of measured physical quantity (temperature, acceleration, etc.)
- Accuracy or precision of a sensor determines how close the measured (and output) value is to the "real world" value.
 - What is the smallest unit that makes a difference in the measurement
- In order to use the outputs of analog sensors in calculations, their outputs have to be digitized.



Example



Image Sources: <u>http://tutorialsmax.com/pic18f-interfacing-with-i2c-24c512-memory/</u> <u>http://www.microdesignsinc.com/picbook/qwikflash.html</u> <u>https://www.tekscan.com/products-solutions/force-sensors/a401</u>



Example





Think of the ADC on your PIC as your personal Voltmeter





ADC Characteristics

Resolution

- usually expressed in "n-bits"

Conversion time

- how long it takes to convert from analog to digital

Voltage Reference

- what is the voltage range (min and max)

• Linear vs. non-linear transfer

- equal step size vs. changing step size



8-bit ADC Block Diagram



<i>n-</i> bit	Number of steps	Step size (mV)	
8	256	5/256 = 19.53	
10	1,024	5/1,024 = 4.88	
12	4,096	5/4,096 = 1.2	
16	65,536	5/65,536 = 0.076	
31 . 37	- TT		

Notes: $V_{CC} = 5 V$

Step size (resolution) is the smallest change that can be discerned by an ADC.



A/D Conversion

- The process of A/D conversion involves
 - Band-limiting the analog signal
 - Setting periodic sampling points at which the continuous time analog signal is going to be digitized
 - Freezing the analog signal at the sampling points so that the signal does not change for the duration of conversion (*sample and hold*)
 - Determining what digital value best represents the analog signal level (*quantizing*)





This is the superposition of two sine signals (two frequencies present)



Example: Oversampling

- If original signal was indeed nicely limited, oversampling will result in more samples than we need for processing and reconstruction (i.e., burden on our calculations/ processor time)
- Shown here is 20 samples per second (a sampling clock of 20Hz)





Example: Undersampling

- **Undersampling** will result loosing the features of a signal.
- If we wanted to reconstruct the signal the reconstructed signal (red) would not look the same as the original (black) signal
- Nyquist Rate
 - Sample at twice the rate of the signal's max frequency





Hold after Sample

- We need circuitry that can "remember" (hold) the analog voltage at the sampling time
- The Ctrl signal in the circuit below should have the periodicity of the sampling rate and a duty cycle corresponding to the holding (charging time)
- Trade-offs of the holding time!





Figure 8. Sample and Hold timing and electrical diagram





16



Quantization

- Now that the signal is not changing for some time (depending on the sampling period), we need to determine what digital value best represents the analog level.
- This will take some time, which **should not** be more than the sampling period!



Quantization

- There are many methods to determine what digital value best represents the analog level
 - Direct-Conversion
 - Integrating
 - Delta-Encoded
- Many µCs use "Successive Approximation" to do this, as our PIC18 does



































More Bits = More Accuracy

			3-bit Result	Voltage Window (Step Size)
			111	2.8 – 3.2
			110	2.4 – 2.8
Vin 2.1 V	3-bit	Final ADC Result = 101	101	2.0 - 2.4
	ADC		100	1.6 – 2.0
			011	1.2 – 1.6
			010	0.8 – 1.2
			001	0.4 - 0.8
			000	0.0 - 0.4



ADC Characteristics

Resolution

- usually expressed in "n-bits"

Conversion time

- how long it takes to convert from analog to digital

Voltage Reference

- what is the voltage range (min and max)

• Linear vs. non-linear transfer

- equal step size vs. changing step size



ADC Resolution

- "n-bits" n can be any number
 - usually 8 24
- Resolution determines the quantization steps or how precise/small each voltage window is
- Unchangeable by the programmer (fixed in PIC)

• Step Size =
$$\frac{V_{ref} - V_{ref}}{2^n}$$

<i>n-</i> bit	Number of steps	Step size (mV)	
8	256	5/256 = 19.53	
10	1,024	5/1,024 = 4.88	
12	4,096	5/4,096 = 1.2	
16	65,536	5/65,536 = 0.076	
	P T 7		

Notes: $V_{CC} = 5 V$

Step size (resolution) is the smallest change that can be discerned by an ADC.



ADC Resolution



Step Size =
$$\frac{V_{ref} - V_{ref}}{2^n} = \frac{3.2 - 0.0}{2^3} = 0.4V/step$$
 30



ADC Can Only "Trap" an Input Voltage in a Window





ADC Can Only "Trap" an Input Voltage in a Window





All we know is the input voltage is between 2.0V and 2.4V





ADC Conversion Time

- A/D conversion takes a **FIXED** amount of time (PIC)
- The analog part of the circuit needs to remember the analog voltage at the exact time of the sampling (usually done by charging a capacitor for a finite amount of time)
- Once that value is remembered, the ADC needs to determine (quantize) what the corresponding digital value to that voltage is. This is usually determined by a quantization clock.
- The conversion time has to be smaller than the sampling time!



V_{ref} – Voltage Reference

- We know that the resolution (n-bits) determines how many quantization steps there are, thus determining the relative scale
- What determines the absolute scale though
 - what voltage value represents 0 and what voltage value represents 0b11111111 (for 8-bit resolution)?
- V_{ref}^{-} and V_{ref}^{+} are used for that
- ADC circuits usually have a default of V- $_{\rm ref}$ = V $_{\rm ss}$ and V+ $_{\rm ref}$ = V $_{\rm cc}$
- However most ADCs let you feed in analog voltages representing V⁻_{ref} and V⁺_{ref}



- In general V_{ref}s could be any voltage but many times it is required to be within [Vss, Vcc].
- The PICs built-in ADCs do require that.
- So, what's the step size of an 8-bit ADC where V_{ref}^{-} =2V and V_{ref}^{+} =3V?

Step Size =
$$\frac{V_{ref}^{+} - V_{ref}^{-}}{2^{n}} = \frac{3-2}{2^{8}} = 3.9 mV/step$$

- What would happen if V⁻_{ref} =-2V and V⁺_{ref}=2V, how would we want the values represented?
- If we know all this, we can reconstruct the voltage level in software.


Handling AD Result

- n-bit result (0 \rightarrow 2ⁿ-1)
 - $-3\text{-bit: } 0 \rightarrow 7 \ (000 \rightarrow 111)$
 - -8-bit: 0 \rightarrow 255 (0000 0000 \rightarrow 1111 1111)
 - -10-bit: 0 → 1023 (00 0000 0000 → 11 1111 1111)







Handling AD Result

- n-bit result (0 \rightarrow 2ⁿ-1)
 - -3-bit: $0 \rightarrow 7 (000 \rightarrow 111)$
 - -8-bit: 0 → 255 (0000 0000 → 1111 1111)
 - 10-bit: 0 → 1023 (00 0000 0000 → 11 1111 1111)

• Voltage =
$$\begin{bmatrix} \frac{result}{2^{n}-1} * (V + ref - V - ref) \end{bmatrix} + V - ref$$

"Percentage" Voltage Voltage Offset
or ratio Range (min value)



Handling AD Result

• 8-bit result (0 \rightarrow 2ⁿ-1): 0 \rightarrow 255 dec. range





- 8-bit result (0 \rightarrow 2ⁿ-1): 0 \rightarrow 255 dec. range
- Voltage = $\left[\frac{198}{255} * (4v 1v)\right] + 1v$





- 8-bit result (0 \rightarrow 2ⁿ-1): 0 \rightarrow 255 dec. range
- Voltage = $\left[\frac{198}{255} * (4v 1v)\right] + 1v$
- Voltage = [0.7765 * (3v)] + 1v

• Voltage =
$$\begin{bmatrix} \frac{result}{2^{n}-1} * (V + ref - V - ref) \end{bmatrix} + V - ref$$

"Percentage" Voltage Voltage Offset
or ratio Range (min value)



- 8-bit result (0 \rightarrow 2ⁿ-1): 0 \rightarrow 255 dec. range
- Voltage = $\left[\frac{198}{255} * (4v 1v)\right] + 1v$
- Voltage = [0.7765 * (3v)] + 1v
- Voltage = [2.329v] + 1v = 3.329 Volts





Stand-alone ADCs

- Parallel versus serial output:
 - An n-bit parallel output ADC has n-pins to talk to a CPU unit in addition to data ready and channel selection bits. Less CPU time, more data pins.
 - A serial output ADC has two pins to talk to the CPU, one for clock, the other for data. More CPU time, few pins.
 - Can be a combination, where (similarly to how we talk to the LCD) x-bits at a time are sent out serially. Can balance CPU time and pins.
- Number of analog input channels (i.e., how many sensor can be connected). They can be multiplexed (one ADC) or parallel (many ADCs inside).
- Start and end of conversion signals. We need to tell the ADC when to start conversion (indication of sampling) and it has to have feedback on when the conversion is finished.
- Thus there can be **many pins** in an ADC for communication and ADC channels.
- Most PIC microcontrollers have **ADC peripherals built in**. The above will have an effect on these peripherals.



PIC18 ADC Peripheral





PIC18 ADC

- ADC can be found on most PIC18s as an integrated peripheral. The on-chip ADC peripheral needs to be programmed before use.
- SFR registers are used for all communications between the ADC peripheral and the CPU.
- **PIC18 ADCs are 10-bit successive approximation**. (Other microcontrollers have different precision and architecture on chip ADCs).
- Thus two 8-bit registers are needed to store result
 ADRESL and ADRESH
- Up to 16 analog channels (8 for PIC18F452; AN0-AN7) multiplexed to a single ADC.
- Reference voltage can be fed in
- Control registers used to set-up and start conversion.



8 Analog Channels





























SFRs Used to "Control" the ADC Module



Data Memory Map

Access RAM

00h

PIC18 ADC has 4 SFRs

FFFh

FFEh FFDh

FFCh FFBh

FFAh

FF9h

FF8h

FF7h

FF6h

FF5h

FF4h

FF3h

FF2h

FF1h

FF0h FEFh FEEh FEDh FECh FEBh

FEAh

FE9h FE8h FE7h FE6h FE5h

FE4h

FE3h FE2h

FE1h FE0h



000h

SPECIAL FUNCTION REGISTER MAP						
Name	Address	Name	Address	Name	Address	Name
TOSU	FDFh	INDF2 ⁽³⁾	FBFh	CCPR1H	F9Fh	IPR1
TOSH	FDEh	POSTINC2 ⁽³⁾	FBEh	CCPR1L	F9Eh	PIR1
TOSL	FDDh	POSTDEC2(3)	FBDh	CCP1CON	F9Dh	PIE1
STKPTR	FDCh	PREINC2 ⁽³⁾	FBCh	CCPR2H	F9Ch	_
PCLATU	FDBh	PLUSW2 ⁽³⁾	FBBh	CCPR2L	F9Bh	_
PCLATH	FDAh	FSR2H	FBAh	CCP2CON	F9Ah	_
PCL	FD9h	FSR2L	FB9h	—	F99h	—
TBLPTRU	FD8h	STATUS	FB8h	_	F98h	_
TBLPTRH	FD7h	TMR0H	FB7h	_	F97h	_
TBLPTRL	FD6h	TMR0L	FB6h	_	F96h	TRISE ⁽²⁾
TABLAT	FD5h	TOCON	FB5h	_	F95h	TRISD ⁽²⁾
PRODH	FD4h	_	FB4h	_	F94h	TRISC
PRODL	FD3h	OSCCON	FB3h	TMR3H	F93h	TRISB
INTCON	FD2h	LVDCON	FB2h	TMR3L	F92h	TRISA
INTCON2	FD1h	WDTCON	FB1h	T3CON	F91h	—
INTCON3	FD0h	RCON	FB0h	_	F90h	_
INDF0 ⁽³⁾	FCFh	TMR1H	FAFh	SPBRG	F8Fh	_
POSTINC0(3)	FCEh	TMR1L	FAEh	RCREG	F8Eh	_
POSTDEC0 ⁽³⁾	FCDh	T1CON	FADh	TXREG	F8Dh	LATE ⁽²⁾
PREINC0 ⁽³⁾	FCCh	TMR2	FACh	TXSTA	F8Ch	LATD ⁽²⁾
PLUSW0 ⁽³⁾	FCBh	PR2	FABh	RCSTA	F8Bh	LATC
FSR0H	FCAh	T2CON	FAAh	—	F8Ah	LATB
FSR0L	FC9h	SSPBUF	FA9h	EEADR	F89h	LATA
WREG	FC8h	SSPADD	FA8h	EEDATA	F88h	_
INDF1 ⁽³⁾	FC7h	SSPSTAT	FA7h	EECON2	F87h	_
POSTINC1 ⁽³⁾	FC6h	SSPCON1	FA6h	EECON1	F86h	_
POSTDEC1 ⁽³⁾	FC5h	SSPCON2	FA5h	—	F85h	_
PREINC1 ⁽³⁾	FC4h	ADRESH	FA4h	—	F84h	PORTE ⁽²⁾
PLUSW1 ⁽³⁾	FC3h	ADRESL	FA3h		F83h	PORTD ⁽²⁾
FSR1H	FC2h	ADCON0	FA2h	IPR2	F82h	PORTC
FSR1L	FC1h	ADCON1	FA1h	PIR2	F81h	PORTB
BSR	FC0h	_	FA0h	PIE2	F80h	PORTA

55



PIC18 ADC has 4 SFRs

The A/D module has four registers. These registers are:

- A/D Result High Register (ADRESH)
- A/D Result Low Register (ADRESL)
- A/D Control Register 0 (ADCON0)
- A/D Control Register 1 (ADCON1)

ADRESH/L

AD Result is 10-bit (0 – 1023)



ADRESH/L

AD Result is 10-bit (0 – 1023)

58

Ex: AD Result = 741 decimal
 = 1011100101 binary
 = 10 11100101 binary



17-1: ADCON0 REGISTER

		R/W-0	R/W-0	R/W-	-0	R/W-0	R/W-0	R/W-0	U-0	R/W-0
		ADCS1	ADCS0	CHS	2	CHS1	CHS0	GO/DONE	_	ADON
ADCONU		bit 7	ŀ							bit 0
	bit 7-6	ADCS1:AD	cso: A /D C	onvers	ion C	lock Select	bits <mark>(ADCO</mark>	N0 bits in bold	l)	
	-	ADCON1 <adcs2></adcs2>	ADCON <adcs1:ai< td=""><td>N0 DCS0></td><td></td><td></td><td>Clock (</td><td>Conversion</td><td></td><td></td></adcs1:ai<>	N0 DCS0>			Clock (Conversion		
		0	00		Fosc	:/2				
Choose the speed of		0	01		Fosc	:/8				
		0	10		Fosc	:/32				
the AD Conversion		0	11		FRC (clock derived from the internal A/D RC oscillator)					
		1	00		FOSC	;/4 				
		1	10		Fosc	:/64				
		1	11		FRC (clock derived	from the inte	ernal A/D RC oso	cillator)	
Which analog channel to convert –		000 = chan 001 = chan 010 = chan 011 = chan 100 = chan 101 = chan 110 = chan	nel 0, (AN0) nel 1, (AN1) nel 2, (AN2) nel 3, (AN3) nel 4, (AN4) nel 5, (AN5) nel 6, (AN6) nel 7, (AN7)							
START the actual		Note: The sele	PIC18F2X2 ections are r	2 device reserve	es do d. Do	not impleme not select a	ent the full 8 any unimple	A/D channels; mented chann	the unimp el.	lemented
ADC process (final step)	bit 2	GO/DONE: When ADO 1 = A/D con cleared 0 = A/D con	A/D Convert N = 1: Iversion in p by hardwar Iversion not	rsion St rogress e when in prog	tatus s (sett n the <i>I</i> press	bit ting this bit s A/D convers	tarts the A/E ion is comp) conversion w lete)	hich is auto	omatically
Turn on or "Power	bit 1	Unimpleme	ented: Read	as '0'						
	bit 0	ADON: A/D	On bit						Ę	59
Up" the ADC module	 1 = A/D converter module is powered up 0 = A/D converter module is shut-off and consumes no operating current 									

TER 17-2: ADCON1 REGISTER

bit 6

ADCON1

ADC result right or

left justified

Choose the speed of

the AD Conversion

R/W-0	R/W-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0
ADFM	ADCS2	—	_	PCFG3	PCFG2	PCFG1	PCFG0
bit 7							bit 0

bit 7 ADFM: A/D Result Format Select bit

1 = Right justified. Six (6) Most Significant bits of ADRESH are read as '0'.

0 = Left justified. Six (6) Least Significant bits of ADRESL are read as '0'.

ADCS2: A/D Conversion Clock Select bit (ADCON1 bits in bold)

ADCON1 <adcs2></adcs2>	ADCON0 <adcs1:adcs0></adcs1:adcs0>	Clock Conversion
0	00	Fosc/2
0	01	Fosc/8
0	10	Fosc/32
0	11	FRC (clock derived from the internal A/D RC oscillator)
1	00	Fosc/4
1	01	Fosc/16
1	10	Fosc/64
1	11	FRC (clock derived from the internal A/D RC oscillator)

bit 5-4 Unimplemented: Read as '0'

bit 3-0 PCFG3:PCFG0: A/D Port Configuration Control bits

PCFG AN7 AN6 AN5 AN4 AN3 AN2 AN1 AN0 VREF+ VREF-C/R <3:0> А 8/0 0000 А А А А А А А VDD Vss А А А А VREF+ А А А AN3 7/1 Vss 0001 0010 D D D А А А А А VDD Vss 5/0 D D D А VREF+ А А А AN3 Vss 4/1 0011 0100 D D D D А D А А VDD Vss 3/0 D D D D VREF+ D А А AN3 2/1 Vss 0101 D D D D D D D D _ 0/0 011x _ А А А А VREF+ VREF-А А AN3 AN2 6/2 1000 D А D А А А А А VDD Vss 6/0 1001 1010 D D А А VREF+ А А А AN3 Vss 5/1 4/2 D D А А VREF+ VREF-А А AN3 AN2 1011 1100 D D D А VREF+ VREF-А А AN3 AN2 3/2 D D D D А А AN3 AN2 2/2 1101 VREF+ VREF-D D D D D 1/0 1110 D D А VDD Vss AN260 D D D D VREF+ VREF-D А AN3 1/21111

Pick from this table, which analog pins are AN or DIG and what Vrefs you want

A = Analog input D = Digital I/O

C/R = # of analog input channels / # of A/D voltage references





Acquisition Time + Conversion Time





- The A/D acquisition time is essentially the time required for the hold capacitor to charge. Typical value of 5-15µs.
- Newer PICs have specific control for TACQ (determined in TADS) FIGURE 17-2: ANALOG INPUT MODEL



62



TACQ = Amplifier Settling Time + Holding Capacitor Charging Time + Temperature Coefficient

- = TAMP + TC + TCOFF
- TACQ = TAMP + TC + TCOFF

Temperature coefficient is only required for temperatures $> 25^{\circ}$ C.

TACQ =
$$2 \mu s + TC + [(Temp - 25^{\circ}C)(0.05 \mu s/^{\circ}C)]$$

TC = -CHOLD (RIC + Rss + Rs) ln(1/2048)
-120 pF (1 k Ω + 7 k Ω + 2.5 k Ω) ln(0.0004883)
-120 pF (10.5 k Ω) ln(0.0004883)
-1.26 μs (-7.6246)
9.61 μs
TACQ = $2 \mu s + 9.61 \mu s + [(50^{\circ}C - 25^{\circ}C)(0.05 \mu s/^{\circ}C)]$
11.61 $\mu s + 1.25 \mu s$
12.86 μs



- **T**_{AD} is the conversion time per bit, i.e., the clock at which the successive approximation runs plus overhead
- In addition to the 10 T_{AD} cycles for conversion we need two more T_{AD} cycles. Thus the PIC18 takes a total conversion time of 12 T_{ADS}.
- However, a single T_{AD} has to be at least 1.6μs!
- TAD is determined by the conversion clock (from the Fosc)

bit 7-6 ADCS1: ADCS0: A/D Conversion Clock Select bits (ADCON0 bits in **bold**)

ADCON1 <adcs2></adcs2>	ADCON0 <adcs1:adcs0></adcs1:adcs0>	Clock Conversion
0	00	Fosc/2
0	01	Fosc/8
0	10	Fosc/32
0	11	FRC (clock derived from the internal A/D RC oscillator)
1	0 0	Fosc/4
1	01	Fosc/16
1	10	Fosc/64
1	11	FRC (clock derived from the internal A/D RC oscillator)

64



Total ADC Time







F_{OSC} has to be "Cut Down" Slow Enough for the ADC



66



$$F_{OSC} = 10MHz$$
 $T_{OSC} = \frac{1}{10 MHz} = \frac{1}{10} \mu s = 0.1 \mu s$



$$F_{OSC} = 10MHz$$
 $T_{OSC} = \frac{1}{10 MHz} = \frac{1}{10} \mu s = 0.1 \mu s$
Note: $F_{OSC}/x = x^*T_{OSC}$



$$F_{OSC} = 10MHz$$
 $T_{OSC} = \frac{1}{10 MHz} = \frac{1}{10} \mu s = 0.1 \mu s$
Note: $F_{OSC}/x = x^*T_{OSC}$

Need: a single T_{AD} to be at least **1.6 µs**



$$F_{OSC} = 10MHz$$
 $T_{OSC} = \frac{1}{10 MHz} = \frac{1}{10} \mu S = 0.1 \mu S$
Note: $F_{OSC}/x = x^*T_{OSC}$

Need: a single T_{AD} to be at least **1.6 µs** 1 * T_{OSC} = 0.1 µs < 1.6 µs X



$$F_{OSC} = 10MHz$$
 $T_{OSC} = \frac{1}{10 MHz} = \frac{1}{10} \mu S = 0.1 \mu S$
Note: $F_{OSC}/x = x^*T_{OSC}$

Need: a single T_{AD} to be at least **1.6 µs** 1 * T_{OSC} = 0.1 µs < 1.6 µs X 2 * T_{OSC} = 0.2 µs < 1.6 µs X



$$F_{OSC} = 10MHz$$
 $T_{OSC} = \frac{1}{10 MHz} = \frac{1}{10} \mu S = 0.1 \mu S$
Note: $F_{OSC}/x = x^*T_{OSC}$

Need: a single T_{AD} to be at least **1.6 µs**

$$1 * T_{OSC} = 0.1 \ \mu s < 1.6 \ \mu s \ X$$

- $2 * T_{OSC} = 0.2 \ \mu s < 1.6 \ \mu s \ X$
- $4 * T_{OSC} = 0.4 \ \mu s < 1.6 \ \mu s \ X$


Setting the ADC's Clock Speed

$$F_{OSC} = 10MHz$$
 $T_{OSC} = \frac{1}{10 MHz} = \frac{1}{10} \mu s = 0.1 \mu s$
Note: $F_{OSC}/x = x^*T_{OSC}$

Need: a single T_{AD} to be at least **1.6 µs**

$$1 * T_{OSC} = 0.1 \ \mu s < 1.6 \ \mu s \ X$$

- $2 * T_{OSC} = 0.2 \ \mu s < 1.6 \ \mu s \ X$
- $4 * T_{OSC} = 0.4 \ \mu s < 1.6 \ \mu s \ X$
- $8 * T_{OSC} = 0.8 \ \mu s < 1.6 \ \mu s \ X$



Setting the ADC's Clock Speed

$$F_{OSC} = 10MHz$$
 $T_{OSC} = \frac{1}{10 MHz} = \frac{1}{10} \mu S = 0.1 \mu S$
Note: $F_{OSC}/x = x^*T_{OSC}$

Need: a single T_{AD} to be at least **1.6 µs**

$$1 * T_{OSC} = 0.1 \ \mu s < 1.6 \ \mu s \ X$$

- $2 * T_{OSC} = 0.2 \ \mu s < 1.6 \ \mu s \ X$
- $4 * T_{OSC} = 0.4 \ \mu s < 1.6 \ \mu s \ X$
- $8 * T_{OSC} = 0.8 \ \mu s < 1.6 \ \mu s \ X$
- $16 * T_{OSC} = 1.6 \ \mu s \ge 1.6 \ \mu s \checkmark$





FIGURE 17-3: A/D CONVERSION TAD CYCLES



TABLE 17-1: TAD vs. DEVICE OPERATING FREQUENCIES

AD Clock S	Source (TAD)	Maximum Dev	ice Frequency
Operation	ADCS2:ADCS0	PIC18FXX2	PIC18LFXX2
2 Tosc	000	1.25 MHz	666 kHz
4 Tosc	100	2.50 MHz	1.33 MHz
8 Tosc	001	5.00 MHz	2.67 MHz
16 Tosc	101	10.00 MHz	5.33 MHz
32 Tosc	010	20.00 MHz	10.67 MHz
64 Tosc	110	40.00 MHz	21.33 MHz 75
RC	011	—	—



Total ADC Time

Acquisition Time + Conversion Time





Sampling Frequency

- Note, that we have only described a single conversion
- If periodical conversion needs to be set up, the GO bit has to be turned on periodically and data produced (ADRESH, ADRESL) has to be read periodically



- This can be done by:
 - Calculating timing (i.e., NOP instructions after DONE)
 - Using timer peripherals (not covered yet)
 - Proper interrupt processing



- 1. Configure the A/D module:
 - Configure analog pins, voltage reference and
 - digital I/O (ADCON1)
 - Select A/D input channel (ADCON0)
 - Select A/D conversion clock (ADCON0)
 - Turn on A/D module (ADCON0)
- 2. Configure A/D interrupt (if desired):
 - Clear ADIF bit
 - Set ADIE bit
 - Set GIE bit
- 3. Wait the required acquisition time.
- 4. Start conversion:
 - Set GO/DONE bit (ADCON0)
- 5. Wait for A/D conversion to complete, by either:
 - Polling for the GO/DONE bit to be cleared OR
 - Waiting for the A/D interrupt
- 6. Read A/D Result registers (ADRESH/ADRESL);
 - clear bit ADIF if required.
- 7. For next conversion, go to step 1 or step 2 as required.
 - The A/D conversion time per bit is defined as TAD. A minimum wait of 2 TAD is required before next acquisition starts.



```
unsigned char adLow = 0;
unsigned char adHigh = 0;
int fullAD = 0;
TRISAbits.TRISA0 = 1; //A0 is an input
ADCON0 = 0b01000001; //FOSC/16, channel 0, A/D module turned ON
ADCON1 = 0b11001110; //right justified (FOSC/16) AN0=analog
```

```
while(1)
```

[

```
//Delay >= TACQ //Datasheet pg. 185
ADCON0bits.GO = 1;
while(ADCON0bits.DONE == 1) ;
adLow = ADRESL;
adHigh = ADRESH;
//combine into a single 10-bit number
DELAY(250); // set your sampling rate (in ms)
```





AN0 as Analog Input



17-1: ADCON0 REGISTER



R/W-0 R/W-0 **R/W-0** R/W-0 R/W-0 R/W-0 R/W-0 U-0 GO/DONE ADCS1 ADCS0 CHS2 CHS1 CHS0 ADON _ bit 7 bit 0

CSE@UTA

bit 7-6 ADCS1: ADCS0: A/D Conversion Clock Select bits (ADCON0 bits in **bold**)

ADCON1 <adcs2></adcs2>	ADCON0 <adcs1:adcs0></adcs1:adcs0>	Clock Conversion
0	00	Fosc/2
0	01	Fosc/8
0	10	Fosc/32
0	11	FRC (clock derived from the internal A/D RC oscillator)
1	00	Fosc/4
1	01	Fosc/16
1	10	Fosc/64
1	11	FRC (clock derived from the internal A/D RC oscillator)

bit 5-3

CHS2:CHS0: Analog Channel Select bits

- 000 = channel 0, (AN0)
- 001 = channel 1, (AN1)
- 010 = channel 2, (AN2)
- 011 = channel 3, (AN3)
- 100 = channel 4, (AN4)
- 101 = channel 5, (AN5)
- 110 = channel 6, (AN6)
- 111 = channel 7, (AN7)
- Note: The PIC18F2X2 devices do not implement the full 8 A/D channels; the unimplemented selections are reserved. Do not select any unimplemented channel.
- bit 2 GO/DONE: A/D Conversion Status bit

When ADON = 1:

- 1 = A/D conversion in progress (setting this bit starts the A/D conversion which is automatically cleared by hardware when the A/D conversion is complete)
- 0 = A/D conversion not in progress
- bit 1 Unimplemented: Read as '0'
- bit 0 ADON: A/D On bit
 - 1 = A/D converter module is powered up
 - 0 = A/D converter module is shut-off and consumes no operating current

TER 17-2: ADCON1 REGISTER



R/W-0 R/W-0 U-0 U-0 R/W-0 R/W-0 R/W-0 R/W-0 ADFM ADCS2 PCFG3 PCFG2 PCFG1 PCFG0 _ _ bit 7 bit 0

bit 7 ADFM: A/D Result Format Select bit

1 = Right justified. Six (6) Most Significant bits of ADRESH are read as '0'.
 0 = Left justified. Six (6) Least Significant bits of ADRESL are read as '0'.

bit 6 ADCS2: A/D Conversion Clock Select bit (ADCON1 bits in bold)

ADCON1 <adcs2></adcs2>	ADCON0 <adcs1:adcs0></adcs1:adcs0>	Clock Conversion
0	00	Fosc/2
0	01	Fosc/8
0	10	Fosc/32
0	11	FRC (clock derived from the internal A/D RC oscillator)
1	00	Fosc/4
1	01	Fosc/16
1	10	Fosc/64
1	11	FRC (clock derived from the internal A/D RC oscillator)

bit 5-4 Unimplemented: Read as '0'

bit 3-0 PCFG3:PCFG0: A/D Port Configuration Control bits

PCFG <3:0>	AN7	AN6	AN5	AN4	AN3	AN2	AN1	AN0	VREF+	VREF-	C/R
0000	Α	Α	Α	Α	Α	Α	Α	Α	VDD	Vss	8/0
0001	Α	Α	Α	Α	VREF+	Α	Α	Α	AN3	Vss	7/1
0010	D	D	D	Α	Α	Α	Α	Α	VDD	Vss	5/0
0011	D	D	D	Α	VREF+	Α	Α	Α	AN3	Vss	4/1
0100	D	D	D	D	Α	D	Α	Α	VDD	Vss	3/0
0101	D	D	D	D	VREF+	D	Α	Α	AN3	Vss	2/1
011x	D	D	D	D	D	D	D	D	_	_	0/0
1000	Α	Α	Α	Α	VREF+	VREF-	Α	Α	AN3	AN2	6/2
1001	D	D	Α	Α	Α	Α	Α	Α	VDD	Vss	6/0
1010	D	D	Α	Α	VREF+	Α	Α	Α	AN3	Vss	5/1
1011	D	D	Α	Α	VREF+	VREF-	Α	Α	AN3	AN2	4/2
1100	D	D	D	Α	VREF+	VREF-	Α	Α	AN3	AN2	3/2
1101	D	D	D	D	VREF+	VREF-	Α	Α	AN3	AN2	2/2
1110	D	D	D	D	D	D	D	Α	VDD	Vss	1/0
1111	D	D	D	D	VREF+	VREF-	D	Α	AN3	AN2	1/2

A = Analog input D = Digital I/O

C/R = # of analog input channels / # of A/D voltage references



ADCON1

TER 17-2: ADCON1 REGISTER

R/W-0	R/W-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0
ADFM	ADCS2	—	—	PCFG3	PCFG2	PCFG1	PCFG0
bit 7							bit 0

bit 7 ADFM: A/D Result Format Select bit

1 = Right justified. Six (6) Most Significant bits of ADRESH are read as '0'.
 0 = Left justified. Six (6) Least Significant bits of ADRESL are read as '0'.

bit 6 ADCS2: A/D Conversion Clock Select bit (ADCON1 bits in bold)

	ADCON1 <adcs2></adcs2>	ADCON0 <adcs1:adcs0></adcs1:adcs0>	Clock Conversion
	0	00	Fosc/2
[0	01	Fosc/8
	0	10	Fosc/32
[0	11	FRC (clock derived from the internal A/D RC oscillator)
[1	00	Fosc/4
	1	01	Fosc/16
[1	10	Fosc/64
[1	11	FRC (clock derived from the internal A/D RC oscillator)



Format of A/D Result





ADCON1

We Want A VDD VSS

bit 3-0 PCFG3:PCFG0: A/D Port Configuration Control bits

PCFG <3:0>	AN7	AN6	AN5	AN4	AN3	AN2	AN1	AN0	VREF+	VREF-	C/R
0000	Α	Α	Α	Α	Α	Α	Α	Α	VDD	Vss	8/0
0001	Α	Α	Α	Α	VREF+	Α	Α	Α	AN3	Vss	7/1
0010	D	D	D	Α	Α	Α	Α	Α	VDD	Vss	5/0
0011	D	D	D	Α	VREF+	Α	Α	Α	AN3	Vss	4/1
0100	D	D	D	D	Α	D	Α	Α	VDD	Vss	3/0
0101	D	D	D	D	VREF+	D	Α	Α	AN3	Vss	2/1
011x	D	D	D	D	D	D	D	D	_	_	0/0
1000	Α	Α	Α	Α	VREF+	VREF-	Α	Α	AN3	AN2	6/2
1001	D	D	Α	Α	Α	Α	Α	Α	VDD	Vss	6/0
1010	D	D	Α	Α	VREF+	Α	Α	Α	AN3	Vss	5/1
1011	D	D	Α	Α	VREF+	VREF-	Α	Α	AN3	AN2	4/2
1100	D	D	D	Α	VREF+	VREF-	Α	Α	AN3	AN2	3/2
1101	D	D	D	D	VREF+	VREF-	Α	Α	AN3	AN2	2/2
1110	D	D	D	D	D	D	D	Α	VDD	Vss	1/0
1111	D	D	D	D	VREF+	VREF-	D	Α	AN3	AN2	1/2

A = Analog input D = Digital I/O

C/R = # of analog input channels / # of A/D voltage references



ADCON1

We Want A VDD VSS

bit 3-0 PCFG3:PCFG0: A/D Port Configuration Control bits

PCFG <3:0>	AN7	AN6	AN5	AN4	AN3	AN2	AN1	AN0	VREF+	VREF-	C/R
0000	Α	Α	Α	Α	Α	Α	Α	Α	VDD	Vss	8/0
0001	A	Α	Α	А	VREF+	А	Α	Α	AN3	Vss	7/1
0010	D	D	D	Α	Α	Α	Α	Α	VDD	Vss	5/0
0011	D	D	D	Α	VREF+	А	Α	Α	AN3	Vss	4/1
0100	D	D	D	D	Α	D	Α	Α	VDD	Vss	3/0
0101	D	D	D	D	VREF+	D	Α	Α	AN3	Vss	2/1
011x	D	D	D	D	D	D	D	D	—	—	0/0
1000	А	Α	Α	А	VREF+	VREF-	Α	Α	AN3	AN2	6/2
1001	D	D	Α	Α	Α	Α	Α	Α	VDD	Vss	6/0
1010	D	D	Α	Α	VREF+	А	Α	Α	AN3	Vss	5/1
1011	D	D	Α	Α	VREF+	VREF-	Α	Α	AN3	AN2	4/2
1100	D	D	D	Α	VREF+	VREF-	Α	Α	AN3	AN2	3/2
1101	D	D	D	D	VREF+	VREF-	Α	Α	AN3	AN2	2/2
1110	D	D	D	D	D	D	D	Α	VDD	Vss	1/0
1111	D	D	D	D	VREF+	VREF-	D	Α	AN3	AN2	1/2

A = Analog input D = Digital I/O

C/R = # of analog input channels / # of A/D voltage references



Which AN Channels should be Analog (input) or Digital (I/O)?





A = Analog input D = Digital I/O C/R = # of analog input channels / # of A/D voltage references



```
unsigned char adLow = 0;
unsigned char adHigh = 0;
int fullAD = 0;
TRISAbits.TRISA0 = 1; //A0 is an input
ADCON0 = 0b01000001; //FOSC/16, channel 0, A/D module turned ON
ADCON1 = 0b11001110; //right justified (FOSC/16) AN0=analog
```

```
while(1)
```

[

```
//Delay >= TACQ //Datasheet pg. 185
ADCON0bits.GO = 1;
while(ADCON0bits.DONE == 1) ;
adLow = ADRESL;
adHigh = ADRESH;
//combine into a single 10-bit number
DELAY(250); // set your sampling rate (in ms)
```







Questions?