

# Introduction to Sequential Logic Circuits

(Class 8.2 – 3/7/2013)


CSE 2441 – Introduction to Digital Logic  
Spring 2013

Instructor – Bill Carroll, Professor of CSE


# Today's Topics

- Sequential circuit models
  - Block diagram
  - State diagrams and state tables
  - Finite state machines (FSM)
- Types of sequential circuits
  - Synchronous (clocked)
  - Asynchronous
- Memory elements
  - Latches
  - Flip-flops
- Registers and shift registers
  - Generic devices
  - Standard 7400-series devices

# The Sequential Circuit Model



(a)



(b)

Figure 6.1

$$z_i = g(x_1, \dots, x_n, y_1, \dots, y_r) \text{ for } i = 1, \dots, m$$

$$Y_i = g(x_1, \dots, x_n, y_1, \dots, y_r) \text{ for } i = 1, \dots, r$$

# Types of Sequential Circuits

- Synchronous (clocked) circuits
- Asynchronous – will not cover in CSE 2441
  - Pulse mode
  - Fundamental mode

# State Tables and State Diagrams (Synchronous Circuits)





Figure 6.2

# Sequential Circuit Example (Finite State Machine Model)

		Input x	
		0	1
Present state	A	D/0	C/1
	B	B/1	A/0
	C	C/1	D/0
	D	A/0	B/1

(a)



(b)


Figure 6.3

- Given
  - Input sequence  
 $x = 0110101100$
  - Starting state A
- The machine behaves as follows


t	0	1	2	3	4	5	6	7	8	9	10
x	0	1	1	0	1	0	1	1	0	0	
y	A	D	B	A	D	B	B	A	C	C	C
Y	D	B	A	D	B	B	A	C	C	C	
z	0	1	0	0	1	1	0	1	1	1	

- Response
  - Output sequence  
 $z = 0100110111$
  - Final state C

# Realization Using D Flip-Flops



# Synchronous Sequential Circuits



- State changes occur in synchronization with the clock signal
- Typical memory devices – D flip-flops, JK flip-flops



# Types of Memory Elements




- Synchronous circuits
  - D flip-flop
  - JK flip-flop
  - SR flip-flop
  - T flip-flop
- Asynchronous circuits
  - Delay line (propagation delay)
  - SR latch
  - D latch

# Set-Reset (SR) Latch

- Basic bistable, unlocked memory element
- Uses -- Memory in asynchronous circuits, component in clocked flip-flops


Excitation inputs		Present state Q	Next state Q*	
S	R			
0	0	0	0	No change
0	0	1	1	
0	1	0	0	Reset
0	1	1	0	
1	0	0	1	Set
1	0	1	1	
1	1	0	¥	Not allowed
1	1	1	¥	

(a)



**Characteristic Equation  $Q^* = S + R'Q$**

# Basic Clock Signal Terminology



Positive edge – low to high transitions

Negative edge – high to low transitions

Clock period ( $t_c$ ) – time between two positive edges.

Clock cycle – same as clock period.


Duty cycle -- % of cycle that is in a high state (50% in above case)

Clock frequency –  $1/t_c$

# SN7474 – Dual Positive Edge-Triggered D Flip-Flop

D	Q	C	Q*
0	0		0
0	1		0
1	0		1
1	1		1


(a)




(b)

Figure 6.23


**Characteristic equation –  $Q^* = D$**



(a)



(b)



(c)

Figure 6.28

# SN7476 – Dual Pulse-Triggered JK Flip-Flop




Figure 6.25

Characteristic equation  $Q^* = K'Q + JQ'$







Figure 6.27



# Generic Shift Register



# Basic Register




# Basic Serial-In/Serial-Out Register






# Four-Bit Shift Register Example



SHIFT	t0	t1	t2	t3	t4	t5	t6	t7	t8
IN	1	1	1	1	0	0	0	0	0
O1	0	1	1	1	1	0	0	0	0
O2	0	0	1	1	1	1	0	0	0
O3	0	0	0	1	1	1	1	0	0
O4	0	0	0	0	1	1	1	1	0

# SN74491A Serial-in, Serial-out Shift Register




Inputs at $t_n$		Outputs at $t_n + 8$	
A	B	$Q_H$	$\bar{Q}_H$
H	H	H	L
L	x	L	H
x	L	L	H

$t_n + 8$  = Bit time after 8 low-to-high clock transitions



$t_n$  = Reference bit time, clock low

(b)



(c)


# SN74164 Serial-in, Serial/Parallel-out Shift Register



Inputs				Outputs		
Clear	Clock	A	B	Q <sub>A</sub>	Q <sub>B</sub> ... Q <sub>H</sub>	
L	¥	¥	¥	L	L	L
H	L	¥	¥	Q <sub>A0</sub>	Q <sub>B0</sub>	Q <sub>H0</sub>
H	≠	H	H	H	Q <sub>An</sub>	Q <sub>Gn</sub>
H	≠	L	¥	L	Q <sub>An</sub>	Q <sub>Gn</sub>
H	≠	¥	L	L	Q <sub>An</sub>	Q <sub>Gn</sub>

Q<sub>A0</sub>, Q<sub>B0</sub>, Q<sub>H0</sub> = levels of Q<sub>A</sub>, Q<sub>B</sub>, Q<sub>H</sub>, respectively, before the indicated steady-state input conditions are established.  
 Q<sub>An</sub>, Q<sub>Gn</sub> = levels of Q<sub>A</sub>, Q<sub>G</sub>, respectively, before the most recent ≠ transition of the clock (1-bit shift)

(c)




# SN74164 Function Table and Package

Inputs				Outputs			
$\overline{\text{Clear}}$	Clock	A	B	QA	QB	$\overline{E}$	QH
L	✓	✓	✓	L	L	L	L
H	L	x	x	$Q_{A0}$	$Q_{B0}$		$Q_{H0}$
H	↑	H	H	H	$Q_{An}$		$Q_{Gn}$
H	↑	L	x	L	$Q_{An}$		$Q_{Gn}$
H	↑	x	L	L	$Q_{An}$		$Q_{Gn}$


$Q_{A0}, Q_{B0}, Q_{H0}$  = levels of  $Q_A, Q_B, Q_H$ , respectively, before the indicated steady-state input conditions are established.  
 $Q_{An}, Q_{Gn}$  = levels of  $Q_A, Q_G$ , respectively, before the most recent - transition of the clock (1-bit shift)

(c)




(d)

# Serial Adder Unit




# Serial Accumulator





(a)

# Parallel Accumulator



# Introduction to Counters

- Counters – sequential circuits that tally, or count, in a predetermined code sequence, the number of input pulses received, e.g., 3-bit binary counter.







# Recall How A JK Flip-flop Works

J	K	Q	C	Q*	
0	0	0		0	Hold
0	0	1		1	
0	1	0		0	Reset
0	1	1		0	
1	0	0		1	Set
1	0	1		1	
1	1	0		1	Toggle
1	1	1		0	

(a)




(b)



(c)

# Synchronous Binary Counter



$X_n$	$X_3$	$X_2$	$X_1$
0	0	0	0
0	0	0	1
0	0	1	0
0	0	1	1
0	1	0	0
1	1	1	0
1	1	1	1
0	0	0	0
0	0	0	1
0	0	1	0


← Recycles

(b)

$X_4$	$X_3$	$X_2$	$X_1$
0	0	0	0
0	0	0	1
0	0	1	0
0	0	1	1
0	1	0	0
0	1	0	1
0	1	1	0
0	1	1	1
1	0	0	0
1	0	0	1
1	0	1	0
1	0	1	1
1	1	0	0
1	1	0	1
1	1	1	0
1	1	1	1

Figure 7.11

# SN74163 Synchronous Binary Counter



(a)

Inputs				Mode
Clear	Load	ENT	ENP	
L	/	/	/	Synchronous clear
H	L	/	/	Synchronous load
H	H	H	H	Count
H	H	L	x	Hold
H	H	x	L	Hold

(b)

Figure 7.12

# SN74163 Timing Diagram




Figure 7.12, con't


# Asynchronous Down Counter

$X^n$	...	$X^3$	$X^2$	$X^1$	$X^n$	...	$X^3$	$X^2$	$X^1$
1	...	1	1	1	0	...	0	0	0
0	...	0	0	0	1	...	1	1	1
0	...	0	0	1	1	...	1	1	0
0	...	0	1	0	1	...	1	0	1
0	...	0	1	1	1	...	1	0	0
0	...	1	0	0	1	...	0	1	1

Up count mode

Down count mode

(a)




(b)

Figure 7.16




# Modulo- $N$ Counters – Counters that count from 0 to $N-1$ and repeat

- SN74160 Synchronous Decade Counter – counts 0 to 9




# SN74160 Logic Diagram



(c)



# SN74160 Timing Diagram



(d)

# Digital Timer Block Diagram









Figure 7.22

# Recall D Flip Flop Functionality


D	Q	C	Q*
0	0		0
0	1		0
1	0		1
1	1		1

(a)




(b)

# Four-Bit Shift Register Example




SHIFT	t0	t1	t2	t3	t4	t5	t6	t7	t8
IN	1	1	1	1	0	0	0	0	0
O1	0	1	1	1	1	0	0	0	0
O2	0	0	1	1	1	1	0	0	0
O3	0	0	0	1	1	1	1	0	0
O4	0	0	0	0	1	1	1	1	0

# Four-Bit Ring Counter Example



SHIFT	t0	t1	t2	t3	t4	t5	t6	t7	t8
O1	1	0	0	0	1	0	0	0	1
O2	0	1	0	0	0	1	0	0	0
O3	0	0	1	0	0	0	1	0	0
O4	0	0	0	1	0	0	0	1	0

# Four-Bit Twisted-Ring Counter



SHIFT	t0	t1	t2	t3	t4	t5	t6	t7	t8
IN	1	1	1	1	0	0	0	0	1
O1	0	1	1	1	1	0	0	0	0
O2	0	0	1	1	1	1	0	0	0
O3	0	0	0	1	1	1	1	0	0
O4	0	0	0	0	1	1	1	1	0